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FE-I4 for IBL & sLHC 
ATLAS Pixel 
Detector
Present beam pipe & B Layer
3 barrel layers / 3 end-caps
end-cap: z± 49.5 / 58 / 65 cm
barrel: r~ 5.0 / 8.8 / 12.2 cm
• IBL (~2014): inserted layer 
in current pixel detector.
-
• sLHC tentative layout (>2017): 




large(r) radii (note: Discussion on 
boundary pixel / short strips, …).
New beam pipe
- Long Strips/ Short Strips / Pixels.
- Pixels:
- 2 or 3 fixed layers at ‘large’ radii 
(large area at 16 / 20 / 25 cms?)
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IBL mounted on beam pipe -2 removable layers at ‘small’ radii
Motivation for Redesign of FE
• Need for a new FE?
• Accommodate higher hit rate (smaller b-layer radius + luminosity increase) 
FE-I3?FE-I4
? Architecture based on local memories (no column-drain mechanism).
• Smaller pixel size: enhanced granularity and reduced cross-section.
• Reduced periphery & bigger chip: higher active area fraction (<75% ?
~90%); cost down for sLHC (main driver is flip-chip, costs per chip).
Big chip a challenge: power (routing, start-up), clk. distrib., yield…
• Simple module: No Module Controller ?More digital functions into the FE.
• Power efficient design & new concepts: Analog design for reduced currents; 
decrease of digital activity (digital logic sharing for neighbor pixels); new 
powering concepts. 8 metal layers [2 thick Alu.] ? Power routing.
• New technology:
• Higher integration density for digital circuits, radiation-hardness (no 
0.25 μm?130 nm
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Enclosed Layout Transistor), availability on timescales of our experiments.
Some Target Specs for FE-I4 
• Rad.-hardness: >200 MRad ionizing dose (FE-I3: >50 Mrad).
Minimal guidelines: no ELT, minimal size and guard rings 
only for analog & sensitive digital circuitry.
• ToT coded 4 bits.
DC l k  t t l t t  > 100 A• ea age curren o eran o n .
FE-I3 FE-I4
Pixel Size [μm2] 50×400 50×250
biggest in 
HEP to date
Pixel Array 18×160 80×336
Chip Size [mm2] 7.6×10.8 20.2×19.0
Active Fraction 74 % 89 %
Analog Current [μA/pix] 26 10
analog / digital power
Digital Current [μA/pix] 17 10
Analog Voltage [V] 1.6 1.5
Digital Voltage [V] 2 1.2
d LVDS t [Mb/ ] 6
tuned for IBL occupancy
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pseu o- ou s 40 1 0
Analog Pixel
• In FE-I4_proto1 (FE-I4 prototype 
submitted in 2008):
• 2-stage architecture optimized for 
low power, low noise, fast rise time.
? regul. casc. preamp. nmos input.
? f ld d  nd t   i to e casc. 2 s age pmos npu .
? Additional gain, Cc/Cf2~6.
? 2nd stage decoupled from leakage 
related DC potential shift.





? FDAC: tuning feedback current.
? TDAC: tuning of discriminator 
threshold.
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150 μm
Analog Pixel: Noise & Irradiation




• Dose received: ~200 Mrad?






Low I (10 μA): noise increases ~20 %.
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for preamp+amp2+comparator









Digital Pixel: Regional Architecture
Shared Digital Part
disc. top left disc. top right






disc  bot  left disc  bot  right






local storage low traffic 
on DC bus 
. . . .





• Store hits locally in region until L1T.
• Only 0.25% of pixel hits are shipped to EoC 
Consequences:
• Spatial association of digital hit to recover 
? DC bus traffic “low”. 
• Each pixel is tied to its neighbors -time info-
(clustered nature of real hits). Small hits are 
close to large hits! To record small hits, use 
lower analog performance.
• Lowers digital power consumption (below 
10 μW / pixel at IBL occupancy).
• Physics simulation ? Efficient architecture.
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position instead of time. Handle on TW.
Performance / Efficiency
IBL: charge 
sharing in Z 
comparable 
to phi Simulation Analytical
Regional Buffer Overflow
Memories
IBL 10xLHC IBL 10xLHC
5 0.047% 2.19% 0.029% 2.25%
6 0.011% 0.65% 0.003% 0.57%
η=0
7 <0.01% 0.16% <0.01% 0.13%
@ IBL rate, pile-up inefficiency is 
h d i f i ffi it e om nant source o  ne c ency
Inefficiency:
• Pile-up inefficiency (related to pixel x-section 
and return to baseline behavior of analog 
pixel) ?  0 5%
0.6%
~ . .
• Regional buffer overflow ? ~0.05%.
• Inefficiency under control for IBL occupancy.
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Mean ToT = 4
Digital Column Architecture
• 168 regions + CLK + buffering scheme ? 1 digital DC












50 μmsynthezised digital region (1/4th )
Note: Digital ground tied to substrate, mixed signal environment BUT digital region 
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placed in “T3” deep n-well.
FE-I4 Periphery





L1T, token, read, …




token28 b × 40 DC
pixel 
config




mon tor ng con g.
Periphery:
The pixel array + End of Column 
pixel 




























L1T, token, read, …




token28 b × 40 DC
pixel 
config




































L1T, token, read, …




token28 b × 40 DC
pixel 
config




































L1T, token, read, …




token28 b × 40 DC
pixel 
config




































L1T, token, read, …




token28 b × 40 DC
pixel 
config






























Configuration, reset & L1T
FE-I4 Periphery





L1T, token, read, …




token28 b × 40 DC
pixel 
config





































L1T, token, read, …




token28 b × 40 DC
pixel 
config




































L1T, token, read, …




token28 b × 40 DC
pixel 
config








PLL (40MHz ? 160MHz), 




























L1T, token, read, …




token28 b × 40 DC
pixel 
config























Mb/s, suited for 
IBL occupancy








– Small analog test chips.
– 8 fully tested wafers of Medipix 3 ICs, assuming same defect 
density for synthesized logic.
• Expect of order 39% digitally perfect chips~ .
• Yield enhancement:
– Triple redundant read tokens.
– Hamming coded pixel data and address (w. minimal # of gates).
– Redundant configuration shift register.
• ? Fully functional chips yield might be as high as 76%.
(with isolated dead pixels at level <0 1%)






















































PLL core + PRBS + 8b10b  
coder + LVDS driv
low power discri.
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Current
Reference
Schedule and more information
Schedule: Submission planned for End 2009
(submission readiness review 3-4 Nov. 2009)
• Few references:
– “Development of the ATLAS FE-I4 pixel readout IC for b-layer Upgrade and Super-LHC”, M. Karagounis 
et al, proceedings of TWEPP 2008. 
“Design and Measurements of SEU tolerant latches”  M  Menouni et al  proceedings of TWEPP 2008  – , . , .
– “New ATLAS Pixel Front-End IC for Upgraded LHC Luminosity”, M. Barbero et al, submitted to Nucl. 
Instr. Meth. A, Sept. 2008.
– “Digital Architecture and Interface of the New ATLAS Pixel Front-End IC for Upgraded LHC 
Luminosity”  D  Arutinov et al  IEEE Trans  Nucl  Sci  56  388 (2009), . , . . . , .
– “An Integrated Shunt-LDO Regulator for Serial Powered Systems”,  M. Karagounis et al, Proceedings of 
the 35th European Solid-State Circuits Conference, 2009.
– “Charge Pump Clock Generation PLL for the Data Output Block of the Upgraded ATLAS Pixel Front-End 
in 130 nm CMOS”, A. Kruth et al, Proceedings TWEPP 2009.
– “Low Power Discriminator for ATLAS Pixel Chip”, M. Menouni et al, proceedings of TWEPP 2009. 
• More information: Poster later this morning 
“Digital Architecture of the new ATLAS Pixel Chip FE-I4” (Session N13, ‘Posters I’ 
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Location: Grand Ballroom 4 / 5. Oct. 27, 10:30-12:00).
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